Analysis of the thermal resistance of power light emitting diodes (LEDs) of Cree and Rebel types is developed. Components of the thermal resistance of the diodes are determined and several distinguishes between different methods are obtained. Behavior of bottleneck effect related to defmite interfaces is established. The value of LED active junction area is evaluated too.
Introduction
For analysis and identification of the thermal resistance distribution and the value of Rjc in LEDs it is necessary to know their detail construction with the sizes of elements. Comparison of measured thermal parameters has been given earlier for new types LEDs, which were produced by different technologies, i. e., by thin-film flip-chip (TFFC) -Rebel and ThinGaN of (vertical thin-flip) VTF structure with Si substrateCree [I] . In the Rebel structure, in contrast to the Cree structure, a semiconductor or the sapphire substrate is not used.
The die for the Rebel LEDs in the TFFC technology is the GaN chip with a thickness of 5-6 f.. lm planted on ceramic metal core printed circuit board (MCPCB). Calculated thermal resistance of such a GaN layer is the order of 0.05 K/W, thermal time constant is about of 0.5 f.. lS, which beyond the resolving limit of T3Ster equipment applied in [1] . Thus, far we do not know exact sizes and materials of a die structure its thermal parameters identification will be difficult.
Detail thermal study of flip-chip LEDs characteristics can be produced, together with T3Ster measurements, using method of IR-thermovision microscopy [2] . Also, IR-thermovision microscopy allows to detect microdefects causing current leakage channels and potentially dangerous in terms of reliability of the devices.
Additional method of LED characterization consists in investigations of transient electrical processes in the diode sources under heating by direct current. The time dependence of the temperature of the active region of a source provides discrete and differential spectra of thermal impedance resistance [3] . By the developed method, thermal resistances of internal elements of the heterolasers and LEDs are determined.
There are questions also to the interface of direct bonded copper (DBC) and MCPCB layers. Here, for the precise estimation of the complete internal resistance Rjc it can be used a recent method "Transient Dual Interface Measurement " introduced into the standard JESD51-14 [4] . The standard is applied first of all for thermal characterization of transistor devices.
Measurement Results
A thermal resistance characterization of different LEDs types has been developed by a T3Ster equipment and comparison analysis has been established with thermal relaxation spectrometry data. Obtained by T3Ster differential structure functions for Cree XPE and Luxeon Rebel ES LEDs types are presented in Fig. l. Measurements of thermal characteristics for different type LEDs obtained by T3Ster equipment were produced at various operation currents 200 to 1 200 rnA. At increasing the operation current essential variations are related with thermal resistance of layer components near substrate where important heat spreading and effusion occur. This conclusion is supported by analysis of cumulative structure functions according to T3Ster methodic.
The principal differences of powerful Rebel and Cree LEDs consist in design of chip emitter, materials of substrate and DBC and MCPCB layers, configuration of bonding contacts, and sizes of active area as well. Images in own radiation of diode chips (Fig. 2) illustrate characteristic peculiarities of the LED configuration. Five types of LEDs were analyzed (Fig. 3) . Both Rebel and Rebel ES diodes have flip chip mesa structure that bonded on ceramic MCPCB substrate, base of DBC is Ah03, area of LED chip equils Obviously, for correct thermal identification of complex diode structure must be to take into account in addition to Rth the profile of Cth. To analyze phenomena of defmite pikes at the K structure, it is useful to calculate at first a model cumulative structure function and then to determine its form by achievable methods (Fig. 5 ).
'
:.:: -217 -We have analyzed the structure functions by the T3 Ster method and by Transient Thermal Differential Spectrometry (TTDS) developed in [3, 5, 6 ]. An example for Cree XPE is presented in Fig. 5 and also for Cree XPE-HEW in Fig. 6 . 
Analysis in the Framework of the Electro thermal Model
Heating temperature !1T of the device active region is determined by the total thermal resistance of its elements and inter-elements connections between p-n junction and heat sink. According to electro-thermal analogy, transient processes in the semiconductor structure are described in the framework of the equivalent circuits [3] in the form of RC chains as Foster and/or Cauer schemes. When cooling unit the overheat temperature dependence !1T(t) should be a simple law, i. e., !1T(t) = Pr I; 1\ e xp( -t h j ) .
(1)
Here, Pr is the thermal power dissipation in device, Rj is the thermal resistance of structural element i, 'j = RjCj is the thermal relaxation time constant, Cj is the heat capacitance of the element diode construction and heat sink design element, n is the number of components.
In general, the thermal resistance of the structure is R] = I; Rj' where n specifies the total number of structural components of the device. Dynamic thermal resistance is defined as R * (t) = !1T(t)/ Pr and obtained from a functional dependency [3] in the form
As seen, in the case where the difference between thermal relaxation times constant 'j for the nearest components of the structure is large enough the value of R*(t) at t"" 'j gives the value of thermal resistance Rj for component i.
However, for complex multiple-layer structures, which modern semiconductor devices contain, function (2) is little informative. So, instead of differential dependence (2) it is acceptable to apply a higher-order function, for example, order m, in the form [6] It", (t)
The transition from (2) to (3) allows using numerical measurements pick up more precisely the thermal parameters of structural elements. This technique gives possibility to specify parameters Rj and 'j of the components.
A sufficient order m = 3 and consequently dependence (3) for submission to the differential spectra of the thermal resistance is � (t). When specify a sufficient large numbers of n structural components, it can define a discrete spectrum of thermal resistance.
Typically, the number of thermal structural elements is determined by the software simulators or by efficiency of non-stationary thermal testers and limited to n = 375 (due to technical difficulties at measurements and complexity analysis) [1, 4, 7] . Advanced differential technique makes it possible to expand the number of thermal structural elements to n = 10.
Detail analysis of thermal resistance profile in the LEOs is provided by a methodic of the thermal relaxation spectrometry [3, 5, 6] . As an example, data for Rebel and Rebel ES LEDs are presented in Fig. 7 . There are 10-component RC circuits in Cauer network. As seen, the highest values 3.44 and 5.40 K/W of the thermal resistance belong to layers at the interface DBC-MCPCB. Therewith, time constant relaxation is of 40-70 ms. Consideration of the active area where heat flow distributes shows that behavior such a bottleneck appears at this region, principally for Rebel ES samples.
As concerns relaxation thermal spectrometry was approved using a device "Relaxation Impedance Spectrometer of Thermal Processes " [5] . The thermal characterization includes analysis of thermal RC equivalent circuits (Foster and/or Cauer models), where Rth is the thermal resistance and Cth is the heat capacitance of the source layer elements.
By the developed method, the time dependence of the heating temperature of the device active region !1T(t) (time resolution is of 2 �s) is obtained from the direct bias measured by an A/D converter (I 6-bit resolution) under a unit-step current pulse. Thermal resistances of internal elements of the LEOs are determined from the measured !1 T(t) dependence, values of the layer thermal resistance Rth and thermal time constant ,= RthCth are obtained. The same conclusions are fulfilled from analysis of the data measurements of Cree XPE and Cree XPG units with VTF structure (Fig. 8) The bottleneck effect the most manifested for Cree XPG design where the layer Rth is of 6.57 K/W. So, in spite of developed effective ceramic based packages, the thermal dissipation bottleneck effect should be paid special attention and it requires additional investigations and new searches of more appropriate materials and design.
From Fig. 5 , it is seen that the estimated and measured profiles match well to Cth. Falls only AuSi point for Cree XPE diode. This may be due to the limitations of the device T3Ster since characteristic thermal time of the AuSi layer with thickness of 10 f.tm is less than 10 f.ts. The measured resistances Rth of solder layers AuSn and AuSi are in one and half or twice above calculated ones that apparently is connected with defects in the solders or with thermal barriers at the interface ends.
Special shape of the thermal profile is for Cree XPE-HEW structures. In these diodes, substrate SiC is outside and its thermal capacitance is more than 10 times higher than for AuSn layer, which increases the thermal inertia of the diode, and thermal resistance of the layer SiC does not contribute to the stationary thermal profile. Notable good correlation Rth of AuSn layer for diodes Rebel and Cree HPE-HEW. Mention, that we take into account the effective area of chip S: including the fill factor y, so S: = ySch. For Rebel structures where gold bumps are used y:::: :; 0.45 and for Cree structures y:::: :; 0.65. In addition, through thermal profiles Rth/Cth we can also build profiles of temperature gradients in statics and dynamics and assess their impact on reliability of LEDs. 
Initial Plot Heating and the Device Active Area
As identified [7] , for a planar structure, where heat propagates perpendicular to the surface of the device, the active region of which is heated with constant power density PIS, the region temperature !'!.T rises linearly with the square root of heating time t, i. e., !'!.T(t) = 2Pt 1l2/Sa(nKpcp)1I2. Here, cp, p, and K are the specific heat, density, and thermal conductivity of the chip material, respectively. This conclusion follows from the solution of unsteady heat conduction equation that has the form [8]
During the initial plot, heating of the device active region is directly proportional to t1l2, i. e., "'T(t) = 27;.T �, (5) where the thermal relaxation time-constant , = (R, h Sa) 2 KCpP and Rth is the thermal resistance of the active layer of the area Sa .
For example, Si substrate with thickness of 300 flm provides the thermal relaxation constant , of 1-3 ms and the initial heating plot corresponds to the time t::; 0.4, (Fig. 9) . In exponential approach T(t) initially follows proportionally t [3, 9] .
Figure 9: Change in the temperature T(t) of the device active area. The initial heating plot is directly proportional to tl2 and coincides with the exact solution (1) unlike linear relationship T(t) � t.
From the measured function "'T(t) can easily be found the quantity of time degree n* of a heating law. An additional benefit is a possibility to estimate the chip area Sa [4, 10, 11] . Results of determining the active area Sa and time degree n* of the temperature rise law indicate that the square root time dependence under heating process is provided for the LEOs in the interval 0.01-0.1 ms (Rebel ES) and 0.1 to 1 ms (Cree XPG). The active area for these LEOs types is about of 2mm2.
Another presentation and determination of the active area is a method using the term e as thermal effusivity, or the term ex = K/pcp as thermal diffusivity at die layer components. If obtain a relation between thermal characteristics Rth and Cth of layer components of LEOs through the quantity
we can to examine variation of the active area Sa duration heat spreading across the die from junction to case, heat sink, and to ambient. Examples of such a determination are presented in Fig. 10 because of an experimental value e * of the thermal effusivity e =K/aI l2 = (KpCp) 1I2 is equal to e ' =�Ct h / R,h / S : .
Here, the effective area S: depends on design peculiarities of LEOs and is determined by layer sizes and its fill factory, which is practically of 0.4 to.0.7.
Initial lines in Fig. 10 indicate values connected with the thermal parameters of a layer component adjusted initial heat dissipation. Except for Cree XPE HEW LEDs, the whole of the die structures show similar behavior. The Cree XPE-HEW samples have on-substrate from SiC that serves as an effective heat convector. However, at the thermal time relaxation above 1 ms heat dissipation occurs to be similar to thermal processes in another LEO design types. At these times heat is spreading from junction into unit volume and penetrates up to the interface between DBC and MCPCB layers.
The quantities of the active area S: for different LEOs are evaluated with considering the appropriate optical efficiency for the units. Indicated, e. g., in interface OBC-MCPCB distinctive thermal kink occurs which is typical for bottleneck behavior [1, 12, 13] (Fig. 11) . Especially, such a feature is the most obvious for Cree XPG and Cree XPE-HEW LEDs. In this case, both types LEDs are constructed on AIN OBC frame. Cumulative structure functions together with K functions demonstrate straightforwardly values of total thermal resistance Rja from junction to ambient [14] (Fig. 12) . Finding the thermal resistance Rjc from junction to case is more indeterminate. Mention that calculated values of Ric are ordinary received to be underestimated as compared data sheet (Tabl. 2). The method of thermal relaxation spectrometry provides in general more accurate and close quantities of Rjc to data sheet values. The relation Rjc to Rja occurs to be of 0.2 to 0.5. More detail data are required on sizes and area of developed LEOs. As a rule, the active area value of the dies is overestimated. It is apparent for Rebel structures, where solder bumps are used, and for sources with VTF structure. Introduced values S: are determined by the light efficiency, which depends on the die design and can be rather variable for different LEO types. Comparative values of the thermal resistances show that the main contribution into the total thermal resistance of different LEOs related with interface between OBC and MCPCB layers (Fig. 13) . For Cree XPE-HEW and Cree XPG units this contribution reaches up to 40 % and above. In such design structures benefits obtained due to application of ceramic substrate from AIN DBC are failed since the interface at MCPCB layer results in additional extended thermal resistance. 
Conclusions
Analysis of the thermal resistance profile of high efficiency power LEDs of Cree and Luxeon Rebel types is developed. Thermal components of the diodes including thermal resistance, thermal capacitance, and thermal time constant are determined and several distinguishes between different methods are obtained. The value of LED active junction area is evaluated and characteristic behavior of bottleneck effect revealed for definite die configurations and packages.
